



Exploiting program phases in an FPGA-based Hybrid Transactional Memory system

Philipp Kirchhofer¹, Martin Schindewolf¹, Wolfgang Karl¹, Nehir Sonmez²

¹Karlsruhe Institute of Technology (KIT)

²Barcelona Supercomputing Center (BSC)

Chair for Computer Architecture and Parallel Processing, Institute of Computer Engineering, Karlsruhe Institute of Technology




KIT – University of the State of Baden-Wuerttemberg and National Research Center of the Helmholtz Association


www.kit.edu

Motivation



Example: Application contention phases (STAMP Intruder)








Motivation



Example: Application contention phases (STAMP Intruder)






Motivation



Impact of different STM policies on application runtime



Advantage: Relative improvement of about 5 % using simple adaptive policy when compared to best static policy.





Project goal Exploit program phases in HybridTM applications

Previous project

Low overhead event based profiling framework for existing HybridTM system (TMbox)


- HTM event: Zero overhead
- STM event: 1 instruction overhead





Design Details - Step 1

Aggregate profiling data and send summarized data to decision maker.








Design Details - Step 2

• Evaluate local and global view and make a switching decision.






Design Details - Step 3




Switch parameters simultaneously on all cores.



Bus 2: Invalidations / Profiling Events





Transaction size (Read-/W Hardware TM usage

- Switching Overhead
- Switching Overhead
- Decision making

Design Design space I

- Majority decision
- Consensus decision
- Map local (core) to global (system) view


On which profiling data is the decision based?

- Contention $\left(\frac{\#\text{Aborts}}{\#\text{Commits}}\right)$
- Transaction length (Time)
- Transaction size (Read-/Write-Set)









Design Design space II

Select TM strategy

- HW/SW partitioning
 - Hybrid TM mode Fall back to STM only mode if HTM constraints reached
 - STM only mode
- Oata versioning
 - Write-Through
 - Write-Back
- Conflict detection

14 04 2013

- Commit Time Locking
- Encounter Time Locking







Design Design space III

- Select contention manager
- HTM: Suicide
- STM: Suicide, Delay, Backoff
- When to back off to pure software transaction?
- Contention: Maximum number of retries reached
- Retry as irrevocable transaction
- HTM capacity exceeded





Low overhead crucial for performance gain:

Existing profiling system overhead is low

Overhead of TM policy switching determined by

- Phase detection algorithm
- Switching frequency
- Switching delay time
- \Rightarrow Use hardware components





Implementation and evaluation of a HW based prototype:

- Find suited phase detection algorithm
- Implement decision maker
- Determine influence of TM parameters on HybridTM







Exploiting program phases in an FPGA-based Hybrid Transactional Memory system

Philipp Kirchhofer¹, Martin Schindewolf¹, Wolfgang Karl¹, Nehir Sonmez²

¹Karlsruhe Institute of Technology (KIT)

²Barcelona Supercomputing Center (BSC)

Chair for Computer Architecture and Parallel Processing, Institute of Computer Engineering, Karlsruhe Institute of Technology



KIT – University of the State of Baden-Wuerttemberg and National Research Center of the Helmholtz Association

www.kit.edu





Additional slides





Additional slides

Karlsruhe Institute of Technology

Switching algorithm

