

Exploiting program phases in an FPGA-based Hybrid Transactional Memory system



Philipp Kirchhofer¹, Martin Schindewolf¹, Wolfgang Karl¹, Nehir Sonmez²

¹Karlsruhe Institute of Technology (KIT) ²Barcelona Supercomputing Center (BSC)

Chair for Computer Architecture and Parallel Processing, Institute of Computer Engineering, Karlsruhe Institute of Technology



Motivation

Example: Application contention phases (STAMP Intruder)




Motivation

Example: Application contention phases (STAMP Intruder)



Motivation

Impact of different STM policies on application runtime



Advantage: Relative improvement of about 5 % using simple adaptive policy when compared to best static policy.

Project goal


Exploit program phases in HybridTM applications

Previous project

Low overhead event based profiling framework for existing HybridTM system (TMbox)

- HTM event: Zero overhead
- STM event: 1 instruction overhead

- Aggregate profiling data and send summarized data to decision maker.




—→ Bus 1: Memory Requests / Responses

—→ Bus 2: Invalidations / Profiling Events


Design

Details - Step 2

- Evaluate local and global view and make a switching decision.



- Switch parameters simultaneously on all cores.



- Bus 1: Memory Requests / Responses
- Bus 2: Invalidations / Profiling Events

Design

Design space I

On which profiling data is the decision based?

- Contention ($\frac{\#Aborts}{\#Commits}$)
- Transaction length (Time)
- Transaction size (Read-/Write-Set)
- Hardware TM usage
- Switching Overhead

Decision making

- Majority decision
- Consensus decision

Map local (core) to global (system) view

Select TM strategy

1 HW/SW partitioning

- Hybrid TM mode

Fall back to STM only mode if HTM constraints reached

- STM only mode

2 Data versioning

- Write-Through

- Write-Back

3 Conflict detection

- Commit Time Locking

- Encounter Time Locking

Select contention manager

- HTM: Suicide
- STM: Suicide, Delay, Backoff

When to back off to pure software transaction?

- Contention: Maximum number of retries reached
- Retry as irrevocable transaction
- HTM capacity exceeded

Low overhead crucial for performance gain:

- Existing profiling system overhead is low

Overhead of TM policy switching determined by

- Phase detection algorithm
- Switching frequency
- Switching delay time

⇒ Use hardware components

Implementation and evaluation of a HW based prototype:

- Find suited phase detection algorithm
- Implement decision maker
- Determine influence of TM parameters on HybridTM

Exploiting program phases in an FPGA-based Hybrid Transactional Memory system

Philipp Kirchhofer¹, Martin Schindewolf¹, Wolfgang Karl¹, Nehir Sonmez²

¹Karlsruhe Institute of Technology (KIT) ²Barcelona Supercomputing Center (BSC)

Chair for Computer Architecture and Parallel Processing, Institute of Computer Engineering, Karlsruhe Institute of Technology

Additional slides

Additional slides

Switching algorithm

